A 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link
نویسندگان
چکیده
A new compact line equalizer is proposed for backplane serial link applications. The equalizer has two control blocks. The feed-forward swing control block determines the optimal low frequency level and the feedback control block detects signal shapes and decides the high-frequency boosting level of the equalizer. Successful equalization is demonstrated over a 1.5m long PCB trace at 3.125-Gb/s by the circuit realized with 0.18μm CMOS process. The circuit occupies only 0.16mm and consumes 20mW with 1.8V supply.
منابع مشابه
A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-µm CMOS Technology
A 10-Gb/s current mode logic (CML) input/output (I/O) circuit for backplane interconnect is fabricated in 0.18m 1P6M CMOS process. Comparing with conventional I/O circuit, this work consists of input equalizer, limiting amplifier with active-load inductive peaking, duty cycle correction and CML output buffer. To enhance circuit bandwidth for 10-GB/s operation, several techniques include active ...
متن کاملA 49-Gb/s, 7-Tap Transversal Filter in 0.18 μm SiGe BiCMOS for Backplane Equalization
This paper describes the first integrated transversal filter for feed-forward equalizers (FFE) operating above 40 Gb/s. Equalization of a 2−1 PRBS over a 9-ft and 6.5-ft cable with SMA connectors is demonstrated on-wafer at 40 Gb/s and 49 Gb/s respectively. The circuit is implemented in a commercial 0.18 μm SiGe BiCMOS process and is based on a differential distributed 7-tap fractionally spaced...
متن کاملReducing data dependent jitter utilising adaptive FIR pre-emphasis in 0.18 μm CMOS
Due to advances of technology in multimedia applications in recent years, the demand for high user end bandwidth point to point links has increased significantly. Jitter requirements have become ever more stringent with the increase in high speed serial link data rates. The introduced jitter severely degrades the performance of the high speed serial link. This paper introduces an adaptive FIR p...
متن کاملDesignCon 2007 Digitally Assisted Adaptive
This paper describes a production-worthy adaptive equalizer used for integrating a transceiver on an FPGA. Since FPGAs are required to support a wide customer base, it is desirable to have a design flexible enough to adapt to different types of backplanes, drivers and data rates. This is extremely challenging since the data rate of the transceiver varies from 622 Mbps to 6.5 Gbps. The goal of t...
متن کاملUltra-High-Speed CMOS Interface Technology
Enhancing the performance of the broadband Internet and the performance of computer and storage systems requires high-bandwidth networks to interconnect these systems. Fujitsu has already marketed high-speed network interface products such as the 10 G Ethernet and has recently developed a CMOS interface that accommodates high-speed data transfer at 6.4 Gb/s per signal line to increase network b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Transactions
دوره 89-C شماره
صفحات -
تاریخ انتشار 2006